Determining Covers in Combinational Circuits
نویسندگان
چکیده
In this paper we propose a procedure for determining 0– or 1– cover of an arbitrary line in a combinational circuit. When determining a cover we do not need Boolean expression for the line; only the circuit structure is used. Within the proposed procedure we use the tools of the cube theory, in particular, some operations defined on cubes. The procedure can be applied for determining 0– and 1– covers of output lines in programmable logic devices. Basically, this procedure is a method for the analysis of a combinational circuit.
منابع مشابه
An addition to the methods of test determination for fault detection in combinational circuits
We propose a procedure for determining fault detection tests for single and multiple fault in combinational circuits. The stuck-at-fault model is used. By the proposed procedure all test vectors for single and multiple stuck-at-fault in combinational circuit are determined. The path sensitization method is used in the test signal propagation while test signals are defined on a four element set....
متن کاملInterchangeable Boolean Functions and Their Effects on Redundancy in Logic Circuits
A new concept of interchangeability of boolean functions under stuck-at faults in logic circuits is introduced in this paper. Two boolean functions F 1 and F 2 are said to be interchangeable if there exist two irredundant combinational networks N 1 and N 2 realizing F 1 and F 2 respectively, such that under some single/multiple stuck-at fault f 1 (f 2 ) in N 1 (N 2 ), the faulty network realize...
متن کاملOn Valid Clocking for Combinational Circuits
In this paper we consider the problem of determining a valid clock setting for a combinational circuit. The performance of a circuit depends on its clock period. The shorter a valid clock period is, the better the performance is. We rst consider the cases in which the primary input and output latches are triggered by the same clock signal but diierent phases. We have proposed two new bounds for...
متن کاملAn efficient automatic test generation system for path delay faults in combinational circuits
The new test pattern generation system for path delay faults in combinational logic circuits considers robust and nonrobust tests, simultaneously. Once a robust test is obtained f o r a path with a given transition, another test for the same path with the opposite transition is immediately derived with a small extra effort. To facilitate the simultaneous consideration of robust and nonro.bust t...
متن کاملALGORITHMS FOR TEST GENERATION AND FAULT SIMULATION OF PATH DELAY FAULTS IN LOGIC CIRCUITS A Thesis
Ascertaining correct operation of digital logic circuits requires veri cation of functional behavior as well as correct operation at desired clock speed The maximum allowable clock rate in a digital circuit is determined by the propagation delays of the combinational logic network between latches If the delay of the manufactured network exceeds speci cations due to some physical defects or proc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011